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Abstract

down to the single LUT plus local interconnect level
and consequently prevents us from operating at peak
throughput to use the device efficiently. We can use
the device efficiently by interleaving parallel problems in C-slow fashion (e.g. [5, 6]), but the throughput delivered to a single data stream is limited. In a
spatial pipeline of streaming operators, the throughput of the slowest operator will serve as a bottleneck,
forcing all operators to run at the slower throughput, preventing us from achieving high computational
density.
Saturated accumulation (Section 2.1) is a common
signal processing operation with a cyclic dependence
which prevents aggressive pipelining. As such, it
can serve as the rate limiter in streaming applications
(Section 2.2). While non-saturated accumulation is
amenable to associative transformations (e.g. delayed
addition [7] or block associative reduce trees (Section 2.4)), the non-associativity of the basic saturated
addition operation prevents these direct transformations.
In this paper we show how to transform saturated accumulation into an associative operation
(Section 3). Once transformed, we use a parallelprefix computation to avoid the apparent cyclic dependencies in the original operation (Section 2.5). As
a concrete demonstration of this technique, we show
how to accelerate a 16-bit accumulation on a Xilinx
Spartan-3 (X3CS-5000-4) [8] from a cycle time of
11.3ns to a cycle time below 3.57ns (Section 5). The
techniques introduced here are general and allow us
to pipeline saturated accumulations to any throughput
which the device can support.

Aggressive pipelining allows FPGAs to achieve
high throughput on many Digital Signal Processing applications. However, cyclic data dependencies
in the computation can limit pipelining and reduce
the efficiency and speed of an FPGA implementation. Saturated accumulation is an important example where such a cycle limits the throughput of signal
processing applications. We show how to reformulate saturated addition as an associative operation
so that we can use a parallel-prefix calculation to
perform saturated accumulation at any data rate supported by the device. This allows us, for example, to
design a 16-bit saturated accumulator which can operate at 280MHz on a Xilinx Spartan-3 (XC3S-50004), the maximum frequency supported by the component’s DCM.

1. Introduction
FPGAs have high computational density (e.g. they
offer a large number of bit operations per unit spacetime) when they can be run at high throughput (e.g.
[1]). To achieve this high density, we must aggressively pipeline designs exploiting the large number of
registers in FPGA architectures. In the extreme, we
pipeline designs so that only a single LookUp-Table
(LUT) delay and local interconnect is in the latency
path between registers (e.g. [2]). Pipelined at this
level, conventional FPGAs should be able to run with
clock rates in the hundreds of megahertz.
For acyclic designs (feed forward dataflow), it is
always possible to perform this pipelining. It may be
necessary to pipeline the interconnect (e.g. [3, 4]), but
the transformation can be performed and automated.
However, when a design has a cycle which has a
large latency but only a few registers in the path, we
cannot immediately pipeline to this limit. No legal
retiming [5] will allow us to reduce the ratio between
the total cycle logic delay (e.g. number of LUTs in
the path) and the total registers in the cycle. This often prevents us from pipelining the design all the way
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2. Background
2.1. Saturated Accumulation
Efficient implementations of arithmetic on real
computing devices with finite hardware must deal
with the fact that integer addition is not closed over
any non-trivial finite subset of the integers. Some
computer arithmetic systems deal with this by using addition modulo a power of two (e.g. addition
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input (xi )
modulo sum
(mod 256)
satsum (yi )
(maxval=256)

0
0

50
50

100
150

100
250

11
5

-2
3

0

50

150

250

255

253

Previous attempts to accelerate the mediabench
applications for spatial (hardware or FPGA) implementation have achieved only modest acceleration on
ADPCM (e.g. [10]). This has led people to characterize ADPCM as a serial application. With the
new transformations introduced here, we show how
we can parallelize this application.

Table 1. Accumulation Example
modulo 232 is provided by most microprocessors).
However, for many applications, modulo addition has
bad effects, creating aliasing between large numbers
which overflow to small numbers and small numbers.
Consequently, one is driven to use a large modulus
(a large number of bits) in an attempt to avoid this
aliasing problem.
An alternative to using wide datapaths to avoid
aliasing is to define saturating arithmetic. Instead of
wrapping the arithmetic result in modulo fashion, the
arithmetic sets bounds and clips sums which go out
of bounds to the bounding values. That is, we define
a saturated addition as:

2.3. Associativity
Both infinite precision integer addition and modulo addition are associative. That is: (A + B) + C =
A + (B + C). However, saturated addition is not associative. For example, consider: 250+100-11
infinite precision arithmetic:
(250+100)-11 = 350-11 = 339
250+(100-11) = 250+89 = 339
modulo 256 arithmetic:
(250+100)-11 =
94-11 =
83
250+(100-11) = 250+89 =
83
saturated addition (max=255):
(250+100)-11 = 255-11 = 244
250+(100-11) = 250+89 = 255
Consequently, we have more freedom in implementing infinite precision or modulo addition than we do
when implementing saturating addition.

SA(a,b,minval,maxval) {
tmp=a+b; // tmp can hold sum
// without wrapping
if (tmp>maxval) return(maxval);
elseif (tmp<minval) return(minval);
else return(tmp)
}

2.4. Associative Reduce
When associativity holds, we can exploit the associative property to reshape the computation to allow
pipelining. Consider a modulo-addition accumulator:

Since large sums cannot wrap to small values when
the precision limit is reached, this admits economical implementations which use modest precision for
many signal processing applications.
A saturated accumulator takes a stream of input
values xi and produces a stream of output values yi :
yi = SA(yi−1 , xi , minval, maxval)

yi = yi−1 + xi

(2)

Unrolling the accumulation sum, we can write:

(1)

yi = ((yi−3 + xi−2 ) + xi−1 ) + xi

Table 1 gives an example showing the difference between modulo and saturated accumulation.

(3)

Exploiting associativity we can rewrite this as:
yi = ((yi−3 + xi−2 ) + (xi−1 + xi ))

2.2. Example: ADPCM

(4)

Whereas the original sum had a series delay of 3
adders, the re-associated sum has a series delay of
2 adders. In general, we can unroll this accumulation
N − 1 times and reduce the computation depth from
N − 1 to log2 (N ) adders.
With this reassociation, the delay of the addition
tree grows as log(N ) while the number of clock sample cycles grows as N . The unrolled cycle allows us
to add registers to the cycle faster (N ) than we add
delays (log(N )). Consequently, we can select N sufficiently large to allow arbitrary retiming of the accumulation.

The decoder in the Adaptive Differential PulseCompression Modulation (ADPCM) application in
the mediabench benchmark suite [9] provides a
concrete example where saturated accumulation is
the bottleneck limiting application throughput. Figure 1 shows the dataflow path for the ADPCM decoder. The only cycles which exist in the dataflow
path are the two saturated accumulators. Note that we
can accommodate pipeline delays at the beginning of
the datapath, at the end of the datapath, and even in
the middle between the two saturated accumulators
(annotated in Figure 1) without changing the semantics of the decoder operation. As with any pipelining
operation, such pipelining will change the number of
cycles of latency between the input (delta) and the
output (valpred).

2.5. Parallel-Prefix Tree
In Section 2.4, we noted we could compute the final sum of N values in O(log(N )) time using O(N )
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Figure 1. Dataflow for ADPCM Decode
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S[8,11]

S[12,15]

k=3
S[0,7]

S[8,15]

2.6. Prior Work
associative reduce tree

k=1

Balzola et al. attacked the problem of saturating
accumulation at the bit level [13]. They observed they
could reduce the logic in the critical cycle by computing partial sums for the possible saturation cases and
using a fast, bit-level multiplexing network to rapidly
select and compose the correct final sums. They were
able to reduce the cycle so it only contained a single
carry-propagate adder and some bit-level multiplexing. For custom designs, this minimal cycle may be
sufficiently small to provide the desired throughput.
In contrast, our solution makes the saturating operations associative. Our solution may be more important for FPGA designs where the designer has less
freedom to implement a fast adder and must pay for
programmable interconnect delays for the bit-level
control.
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Figure 2. 16-input Parallel-Prefix Tree

adders. With only a constant factor more hardware,
we can actually compute all N intermediate outputs:
yi , yi−1 , . . . y(i−(N −1)) (e.g. [11]).
We do this by computing and combining
partial sums of the form S[s, t] which represents the sum: xs + xs+1 + . . . xt . When we
build the associative reduce tree, at each level
k, we are combining S[(2j) 2k , (2j + 1) 2k −1]
and S[(2j + 1) 2k , 2 (j + 1) 2k −1] to compute
S[(2j) 2k , 2 (j + 1) 2k −1] (See Figure 2). Consequently, we eventually compute prefix spans from
0 to 2k -1 (the j = 0 case), but do not eventually
compute the other prefixes. The observation to make
is that we can combine the S[0, 2k −1] prefixes with
the S[2k0 , 2k0 +2k1 −1] spans (k1 < k0 ) to compute
the intermediate results. To compute the full prefix
sequence (S[0, 1], S[0, 2], . . . S[0, N −1]), we add a
second (reverse) tree to compute these intermediate
prefixes. At each tree level where we have a compose
unit in the forward, associative reduce tree, we add
(at most) one more, matching, compose unit in
this reverse tree. The reverse, or prefix, tree is no
larger than the reduce tree; consequently, the entire
parallel-prefix tree is at most twice the size of the
associative reduce tree. Figure 2 shows a width
16 parallel-prefix tree for saturated accumulation.
For a more tutorial development of parallel-prefix
computations see [11, 12].

3. Associative Reformulation of Saturated
Accumulation

x[i−3]
maxval
minval

Unrolling the computation we need to perform for
saturated additions, we get a chain of saturated additions (SA), such as:

y[i−4]

SA

y[i−3]

SA

y[i−2]

SA

x[i]
maxval
minval

x[2]

x[i−1]
maxval
minval

x[1]

x[i−2]
maxval
minval

x[0]

y[i−1]

SA

y[i]

We can express SA (Section 2.1) as a function using
max and min:
SA(y, x, minval, maxval)
(5)
= min(max((y + x), minval), maxval)
The saturated accumulation is repeated application of
this function. We seek to express this function in such
a way that repeated application is function composition. This allows us to exploit the associativity of
function composition [14] so we can compute saturated accumulation using a parallel-prefix tree (Section 2.5)
Technically, function composition does not apply
directly to the formula for SA shown in Equation 5

21

y[i]

because that formula is a function of four inputs (having just one output, y). Fortunately, only the dependence on y is critical at each SA-application step; the
other inputs are not critical, because it is easy to guarantee that they are available in time, regardless of our
algorithm. To understand repeated application of the
SA function, therefore, we express SA in an alternate
form in which y is a function of a single input and the
other “inputs” (x, minval, and maxval) are function parameters:
def

SA[x,m,M ] (y) = SA(y, x, m, M )

maxval

y[i−2]
minval

SA[i−1,i]

and “+”, each of which are continuous and piecewise linear (with respect to each of their inputs). It
is a well known fact that any composition of continuous, piecewise linear functions is itself continuous
and piecewise linear (we demonstrate this for our particular case below). We can easily visualize the continuity and piecewise linearity of SA[i]:

(7)

SA[i](y)

maxval−x[i]

maxval

maxval
minval

x[i]

x[i−1]
maxval
minval

x[i−2]
maxval
minval

= SA[i] ◦ SA[i−1]
◦ SA[i−2] ◦ SA[i−3](y[i−4]) (8)
x[i−3]
maxval
minval

y[i]

Figure 3. Saturated Add Composition

This definition allows us to view the computation as
function composition. For example:
y[i]

minval

SA[i−1]

We define SA[i] as the ith application of this function, which has x = x[i], m = minval, and
M = maxval:
def

x[i−1]

SA[i]

minval

y[i−1]

x[i]

y[i−2]

(6)

SA[i] = SA[x[i],minval,maxval]

maxval

y[i−1]
maxval

minval

x[i]

y

minval−x[i]
y[i−4]

y[i−3]

y[i−2]

y[i−1]

y[i]

SA

SA

SA

SA

SA[i−3]

SA[i−2]

SA[i−1]

SA[i]

Let us now try to understand the mathematical
form of the function SA[i−1, i]. As the base functions SA[i−1] and SA[i] are continuous and piecewise
linear, their composition (i.e. SA[i−1, i]) must also
be continuous and piecewise linear. The key thing
we need to understand is: how many segments does
SA[i−1, i] have? Since SA[i−1] and SA[i] each have
just one bounded segment of slope one, we argue that
their composition must also have just one bounded
segment of slope 1 and have the form of Equation 6.
We can visualize this fact graphically as shown
in Figure 3. Any input below minval or above
maxval into the second SA will be clipped to the
constant minval or maxval. Input clipping on the
first SA coupled with the add offset on the second
can prevent the composition from producing outputs
all the way to minval or maxval (See Figure 3).
So, the extremes will certainly remain flat just like
the original SA. Between these extremes, both SAs
produce linear shifts of the input. Their cascade is,
therefore, also a linear shift of the input so results in
a slope one region. Consequently, SA[i−1, i] has the
same form as SA[i] (Equation 6). As we observed, the
composition, SA[i−1, i], does not necessarily have
m = minval and M = maxval. However, if we
allow arbitrary values for the parameters m and M ,
then the form shown in Equation 6 is closed under
composition. This allows us to regroup the computation to reduce the number of levels in the computation.

3.1. Composing the SA functions
To reduce the critical latency implied by Equation 8, we first combine successive nonoverlapping
adjacent pairs of operations (just as we did with ordinary addition in Equation 4). For example:
y[i] = ((SA[i] ◦ SA[i−1])
◦ (SA[i−2] ◦ SA[i−3])) (y[i−4])
To make this practical, we need an efficient way to
compute each adjacent pair of operations in one step:
def

y[i−4]

y[i−3]

y[i−2]

(9)
x[i]
maxval
minval

x[i−1]
maxval
minval

x[i−2]
maxval
minval

x[i−3]
maxval
minval

SA[i−1, i] = SA[i] ◦ SA[i−1]

y[i−1]

y[i]

SA

SA

SA

SA

SA[i−3]

SA[i−2]

SA[i−1]

SA[i]

SA[i−1,i]

Viewed (temporarily) as a function of real numbers, SA[i] is a continuous, piecewise linear function, because it is a composition of “min”, “max”,
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SA[x2,m2,M 2] ◦ SA[x1,m1,M 1]
= ctM 2 ◦ cbm2 ◦ trx2 ◦ ctM 1
I

=
II

=
III

=
=

◦ cbm1

◦ trx1

ctM 2 ◦ cbm2

◦ ctM 1+x2

◦ cbm1+x2

◦ trx1+x2

ctM 2

◦ ctmax(M 1+x2,m2)

◦ cbmax(m1+x2,m2) ◦ trx1+x2

ctmin(max(M 1+x2,m2),M 2) ◦ cbmax(m1+x2,m2) ◦ trx1+x2
SA[x1+x2,max(m1+x2,m2),min(max(M 1+x2,m2),M 2)]

Figure 4. Operator Composition for Chained Saturated Additions

3.2. Composition Formula

3.3. Applying the Composition Formula

We have just proved that the form SA[x,m,M ] is
closed under composition. However, to build hardware that composes these functions, we need an actual formula for the [x, m, M ] tuple describing the
composition of any two SA functions SA[x1,m1,M 1]
and SA[x2,m2,M 2] .
Each SA is a sequence of three steps: TRanslation
by x, followed by Clipping at the Bottom m, followed
by Clipping at the Top M . We write these three primitive steps as trx , cbm , and ctM , respectively:

At the first level of the computation, m =
minval and M = maxval. However, after each
adjacent pair of saturating additions (SA[i−1], SA[i])
has been replaced by a single saturating addition
(SA[i−1, i]), the remaining computation no longer
has constant m and M . In general, therefore, a saturating accumulation specification includes a different minval and maxval for each input. We denote
these values by minval[i] and maxval[i].
The SA to be performed on input number i is then:

trx (y)

def

=

y+x

cbm (y)

def

=

max(y, m)

ctM (y)
SA[x,m,M ]

def

min(y, M )
ctM ◦ cbm ◦ trx

=
=

SA[i](y)
(12)
= min(max((y + x[i]), minval[i]), maxval[i])
Composing two such functions and inlining, we get:
(10)

SA[i−1, i](y) = SA[i](SA[i−1](y))
(13)
= min(max((min(max((y + x[i−1]),
minval[i−1]),
maxval[i−1])

As shown in Figure 4, a composition of two SAs
written in the form of Equation 10 leads to a new SA
written in the same form. The calculation is the following sequence of commutation and merging of the
“tr”s, “cb”s, and “ct”s:

+ x[i]),
minval[i]),
maxval[i])

I. Commutation of translation and clipping.
Clipping at M 1 (or m1) and then translating by
x2 is the same as first translating by x2 and then
clipping at M 1 + x2 (or m1 + x2).

We can transform this into:
SA[i−1, i](y) =

II. Commutation of upper and lower clipping.
cbm2 ◦ ctM 1+x2 = ctmax(M 1+x2,m2) ◦ cbm2
This is seen by case analysis: first suppose
m2 ≤ M 1+x2. Then both sides of the equation
are the piecewise linear function


M 1 + x2 , y ≥ M 1 + x2
m2
, y ≤ m2
y
, otherwise.

(14)

= min(max((y + x[i−1] + x[i]),
max((minval[i−1] + x[i]),
minval[i])),
min(max((maxval[i−1] + x[i]),
minval[i]),
maxval[i]))
This is the same thing as Figure 4, as long as we
let M 2 = maxval[i], m2 = minval[i], M 1 =
maxval[i − 1], and m2 = minval[i − 1].
Now we define Compose as the six-input, threeoutput function which computes a description of
SA[i−1, i] given descriptions of SA[i−1] and SA[i]:

(11)

On the other hand, if m2 > M 1 + x2, then both
sides are the constant function m2.
III. Merging of successive upper clipping. This is
associativity of min.

x
minval

Alternately, this can also be computed directly from
the composed function.
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= x[i−1] + x[i]
(15)
= max((minval[i−1] + x[i]), (16)
minval[i])

y[i−3]

x[i]
maxval
minval

x[i−1]
maxval
minval

x[i−2]
maxval
minval

x[i−3]
maxval
minval
y[i−4]

A

y[i−2]

y[i−1]

SA

SA

SA

SA[i−3]

SA[i−2]

SA[i−1]

SA[i]

max

maxval[i]
minval[i]

x[i]

x[i−1]

maxval[i−1]
minval[i−1]

x[i−2]

maxval[i−2]
minval[i−2]

x[i−3]

SA
maxval[i−3]
minval[i−3]

minval

+

y[i]

SA

maxval

B

min

Figure 6. Saturated Adder
x[i−1] maxval[i−1] minval[i−1]

x[i]

maxval[i]

minval[i]

Compose SA

Compose
x[i−3,i−2] maxval[i−3,i−2] minval[i−3,i−2]

x[i−1,i]

maxval[i−1,i]

Compose

minval[i−1,i]

Compose
+
x[i−3,i]

maxval[i−3,i]

minval[i−3,i]

+

(w+2)−bit

+
max

SA
y[i−4]

min

w−bit

y[i]

max

SA
w−bit

min

SA
x[i−1,i]

maxval[i−1,i]

minval[i−1,i]

SA[i−3,i]

Figure 7. Composition Unit for Two Saturated Additions

Figure 5. Composition of SA[(i − 3), i]
maxval

= min(max((maxval[i−1] + x[i]),
minval[i]),
(17)
maxval[i])

This change does not affect the result because it only
causes a decrease in minval when it is greater
than maxval . While it is more work to do the
extra operation, it is only a constant increase, and
this extra work is done anyway if the hardware for
maxval is reused for minval (See Section 4).
With this change, the interval [minval , maxval ]
is contained in the interval [minval[i], maxval[i]],
so none of these quantities ever requires more than W
bits to represent.
If we use (W +2)-bit datapaths for computing x ,

x can overflow in the tree, as the “x”s are never
clipped. We argue that this does not matter. We
can show that whenever x overflows, its value is ignored, because a constant function is represented (i.e.
minval = maxval ). Furthermore, we need not
keep track of when an overflow has occured, since if
minval = maxval, then minval = maxval at
all subsequent levels of the computation, as this property is maintained by Equations 17 and 19.

This gives us:
SA[i−1, i](y)
(18)


= min(max(y + x ), minval ), maxval )
This allows us to compute SA[i, j](y) as shown in
Figure 5. One can note this is a very similar strategy
to the combination of “propagates” and “generates”
in carry-lookahead addition (e.g. [12]).

3.4. Wordsize of Intermediate Values
The preceding correctness arguments rely on the
assumption that intermediate values (i.e. all values
ever computed by the Compose function) are mathematical integers; i.e., they never overflow. For a
computation of depth k, at most 2k numbers are ever
added, so intermediate values can be represented in
W +k bits if the inputs are represented in W bits.
While this gives us an asymptotically tight result, we
can actually do all computation with W +2 bits (2’s
complement representation) regardless of k.
First, notice that maxval is always between
minval[i] and maxval[i]. The same is not true
about minval , until we make a slight modification
to Equation 16; we redefine minval as follows:
minval

4. Putting it Together
Knowing how to compute SA[i, i−1] from the parameters for SA[i] and SA[i−1], we can unroll the
computation to match the delay through the saturated
addition and create a suitable parallel-prefix computation (similar to Sections 2.4 and 2.5). From the previous section, we know the core computation for the
composer is, itself, saturated addition (Eqs. 15, 17,
and 19). Using the saturated adder shown in Figure 6,
we build the composer as shown in Figure 7.

= min(max((minval[i−1] + x[i]),
minval[i]),
(19)
maxval[i])
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Datapath Width (W )
Prefix-tree Width (N )
Two
Pipeline
Stages

Compose

2
3

4
3

8
4

16
4

32
4

Table 2. Minimum Size of Prefix Tree Required to Achieve 280MHz

Compose

Compose

f

Compose

SA

f

SA

SA

slow

Area We express the area required by this design as
a function of N (loop unroll factor) and W (bitwidth).
Intuitively, we can quickly see that the area required
for the prefix tree is roughly 5 23 N times the area of
a single saturated adder. The initial reduce tree has
roughly N compose units, as does the final prefix
tree. Each compose unit has two W -bit saturated
adders and one (W +2)-bit regular adder, and each
adder requires roughly W/2 slices. Together, this
gives us ≈ 2 × (2 × 3 + 1) N W/2 slices. Finally,
we add a row of saturated adders to compute the final
output to get a total of 17
2 N W slices. Compared to
the base saturated adder which takes 32 W slices, this
2
is a factor of 17N
3 = 53N.
Pipelining levels in the parallel-prefix tree roughly
costs us 2 × 3 × N registers per level times the
2 log2 (N ) levels for a total of 12N log2 (N )W registers. The pair of registers for a pipe stage can fit
in a single SRL16, so this should add no more than
3N log2 (N )W slices.

SA

(register)
fast
0

Figure 8. N = 4 Parallel-Prefix Saturating Accumulator

5. Implementation
We implemented the parallel-prefix saturated accumulator in VHDL to demonstrate functionality and
get performance and area estimates. We used Modelsim 5.8 to verify the functionality of the design and
Synplify Pro 7.7 and Xilinx ISE 6.1.02i to map our
design onto the target device. We did not provide
any area constraints and let the tools automatically
place and route the design using just the timing constraints. We chose a Spartan-3 XC3S-5000-4 as our
target device. The DCMs on the Spartan-3 (speed
grade -4 part) support a maximum frequency of 280
Mhz (3.57ns cycle), so we picked this maximum supported frequency as our performance target.

A(N, W ) ≈ 3N log2 (N )W +

17
NW
2

(20)

This approximation does not count the overhead of
the control logic in the serializer and deserializer
since it is small compared to the registers. For ripple carry adders,
N = O(W

 ) and this says area will
scale as O W 2 log (W ) . If we use efficient, logdepth adders, N = O (log(W )) and area scales as
O (W log (W ) log (log (W ))).
If the size of the tree is N and the frequency of the
basic unpipelined saturating accumulator is f , then
the system can run at a frequency f × N . By increasing the size of the parallel-prefix tree, we can make
the design run arbitrarily fast, up to the maximum attainable speed of the device. In Table 2 we show the
value of N (i.e. the size of the prefix tree) required
to achieve a 3ns cycle target. We target this tighter
cycle time (compared to the 3.57ns DCM limit) to reserve some headroom going into place and route for
the larger designs.

Design Details The parallel-prefix saturating accumulator consists of a parallel-prefix computation tree
sandwiched between a serializer and deserializer as
shown in Figure 8. Consequently, we decompose the
design into two clock domains. The higher frequency
clock domain pushes data into the slower frequency
domain of the parallel-prefix tree. The parallel-prefix
tree runs at a proportionally slower rate to accomodate the saturating adders shown in Figures 6 and 7.
Minimizing the delays in the tree requires us to compute each compose in two pipeline stages. Finally,
we clock the result of the prefix computation into the
higher frequency clock domain in parallel then serially shift out the data at the higher clock frequency.
It is worthwhile to note that the delay through the
composers is actually irrelevant to the correct operation of the saturated accumulation. The composition
tree adds a uniform number of clock cycle delays between the x[i] shift register and the final saturated accumulator. It does not add to the saturated accumulation feedback latency which the unrolling must cover.
This is why we can safely pipeline compose stages in
the parallel-prefix tree.

Results Table 3 shows the clock period achieved by
all the designs for N = 4 after place and route. We
beat the required 3.57ns performance limit for all the
cases we considered. In Table 3 we show the actual
area in SLICEs required to perform the mapping for
different bitwidths W . A 16-bit saturating accumulator requires 1065 SLICEs which constitutes around
2% of the XC3S-5000. We also show that an area
overhead of less than 25× is required to achieve this
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Datapath
Width (W )
2
4
8
16
32
Simple Saturated Accumulator
Delay (ns)
6.2 8.1 9.1 11.3 13.4
SLICEs
10
14
24
44
84
Parallel-Prefix Saturated Accumulator (N = 4)
Delay (ns)
2.8 2.7 3.1
2.9
3.3
SLICEs 215 333 571 1065 2085
Ratios: Parallel-Prefix/Simple
Freq.
2.2 3.0 2.9
3.6
4.1
Area
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24
24
24
25
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